

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination HARER ET AL.	
		09/760,063	Examiner Thomas H. Stevens	Art Unit 2123 Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,680,322	10-1997	Shinoda, Mayumi	714/18
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	U	Harer-K., "Design and Maintenance Specification for CTG Reachability & Control Subsystems" version 1.0 2/14/00 pg. 1-50		
*	V	Devadas, S., et al., "Design Verification and Reachability Analysis Using Algebraic Manipulation," Proc. of IEEE Inter. Conference on Computer Design: VLSI in Computers & Processors, Cambridge, MA, Oct. 14-16, 1991, pp. 250-258.		
*	W	Hopcroft, J., and Pansiot, J.-J., "On the Reachability Problem for 5-Dimensional Vector Addition Systems," Theoretical Computer Science, No. 8, 1979, pp. 135-159.		
*	X	Cho, H., et al., "A Structural Approach to State Space Decomposition for Approximate Reachability Analysis", IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, Oct. 10-12, 1994, pp. 236-239.		

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.